
EEdesign
 An EE Times Community

Your resource for design tools and methodologies

e search

EEdesign Links

- > NEWS
- > EXCLUSIVE FEATURES
- > COMMENTARY
- > SILICON ENGINEERING
- > ISD MAGAZINE ARCHIVES
- > DEEPCIP (ESHUG)
- > EDA GLOSSARY **NEW**





Buyer's Guides

- > EDA TOOLS
 - > VCX GATEWAY
 - > IP CATALOG
 - > EMBEDDED PRODUCTS
- Industry Links**
 - > NETSEMINARS
 - > WHITE PAPERS
 - > BOOKS
 - > CONFERENCES
 - > INDUSTRY GROUPS
 - > OPEN-SOURCE EDA

EE TIMES
DesignLibrary

Search more than
 2000 design articles
 from around the
 EE Times Network
 indexed by category.

Resource Center

- 
[JOB SEARCH](#)
- 
[@cyclopedia](#)
- 
[@library](#)
FIND A WHITE PAPER
- 
[NetSeminar Services](#)

EE Times Network

- Online Editions**
- [EE TIMES](#)
 - [EE TIMES ASIA](#)
 - [EE TIMES CHINA](#)
 - [EE TIMES GERMANY](#)
 - [EE TIMES KOREA](#)
 - [EE TIMES TAIWAN](#)
 - [EE TIMES UK](#)

June 19, 2003

Mentor revamps analog, mixed-signal IC design flows

By [Stephan Ohr](#)
[EE Times](#)

August 26, 2002 (9:57 a.m. EST)




SAN FRANCISCO — In an effort to reposition itself against the incumbent in the analog tools world, Mentor Graphics Corp. will announce this week enhancements to its front-to-back tool set for analog IC design. Called Advance MS (ADMS), the tool set incorporates all high-level languages, advanced circuit simulators, and layout and verification tools, complete with parasitic extraction, schematic comparison and back annotation.

Mentor Graphics believes the new package will offer language support and fast simulation to new-generation system-on-chip designs incorporating analog and RF peripherals, as well as processors and memory. These designs include digital SoCs with a dominant amount of analog circuitry, as well as digital designs with a small amount of analog.

"DSP communications devices, for example, once included a little bit of analog," said Wally Rhines, Mentor's president and chief executive officer. "They are now including more and more analog on the chip."

These integrated analog blocks include analog-to-digital and digital-to-analog converters, phase-locked loops, RF modules and adaptive filters. The ADMS design flow gives SoC designers the ability to examine performance at the highest level in advance of pushing each block through its own flow. At final chip assembly, ADMS tools will complete functional verification at the full-chip level.

Explore within this space



At the heart of the ADMS tool set is a single-kernel, language-neutral simulator that combines four high-performance simulation engines in one tool: Eldo for general-purpose,

Web Sites


- [CommsDesign](#)
- [iApplianceWeb.com](#)
- [EEDesign](#)
- [Deepchip.com](#)
- [Design & Reuse](#)
- [Embedded.com](#)
- [Elektronik i Norden](#)
- [Planet Analog](#)
- [Semiconductor Business News](#)
- [The Work Circuit](#)
- [TWC on Campus](#)

Electronics Group Sites

- [ChipCenter](#)
 - [EBN](#)
 - [EBN China](#)
 - [Electronics Express](#)
 - [NetSeminar](#)
- Services**
- [QuestLink](#)
 - [Custom Magazines](#)

large-signal model simulations; ModelSim for digital simulations; Mach TA for fast transistor-level simulations; and Eldo RF for modulated steady-state simulation.

The glamour item is Mach TA. Mentor's Eldo simulator, which would automatically partition circuits between MOS transistors that can be modeled with relaxation algorithms, and full-feedback circuits requiring more rigorous mathematical modeling, had always claimed to run faster than conventional Spice. Though Mach TA can also take a standard Spice netlist as its input, it is an entirely different modeler, Rhines insisted. It's 1,000x faster and still provides accuracy to within 3 percent of Spice, he said. For full-chip, transistor-level simulation, the Mach TA simulator offers users the ability to trade accuracy for speed, Rhines said.



To be sure, the Eldo RF option adds both harmonic balance and time-domain simulation to the ADMS package. Built upon the Eldo analog simulator, Eldo RF includes algorithms specifically geared toward RF ICs operating in the GHz range. Applications for the modeler include transceiver components like low-noise amplifiers, mixers and voltage-controlled oscillators. With Eldo RF integrated in the ADMS simulation environment, ADMS uses a modulated steady-state analysis algorithm to model digitally modulated RF signals.

Full-chip verification

With Calibre xRC, Mentor applies its core Calibre extraction technology to the specific requirements of analog/mixed-signal design. Traditionally, parasitic extraction has forced SoC designers to harness a small arsenal of tools. In the analog/mixed-signal IC design flow, Calibre xRC can replace this unwieldy lot with a single multipurpose tool.

The product provides parasitic extraction for a full-chip, digital

circuit extraction, and back annotation — complete with naming conventions, said Rhines. "None of the extractors go down to the transistor level," he said. "This one will do it."

The ADMS tool set provides high-level language support, including verification support for Verilog AMS. The design flow uses a single netlist hierarchy that allows designers to freely combine VHDL, Verilog, VHDL-AMS, Verilog-AMS, Spice and C anywhere in the design. This enables both top-down design and mixed-level simulation for bottom-up verification.

The tool set includes the Design Architect-IC tool (an SoC design "cockpit"), and the IC Station chip assembly solution, for physical layout, top-level floor planning and routing. It runs on Linux, HP and Sun platforms and even talks to the Cadence Analog Artist Environment.

"Deep-submicron design is where mixed-signal design becomes real. You need to integrate it and not throw it over the wall," Rhines said.

Latest Headlines
EEDesign
[P-CAD users get free upgrade](#)
[Synchronicity updates design management suite](#)
[Emulation with a difference](#)
[Sequence ports EDA tools to Linux](#)
[Sequence sues Apache over DAC demo suite tiff](#)
[Reduce test costs throughout the design cycle](#)
[Cadence, Synopsys announce reference flows](#)
[In designing DDR interface, look before leaping](#)
Archives

Free Subscription to EE Times

First Name	<input type="text"/>	Last Name	<input type="text"/>
Company Name	<input type="text"/>	Title	<input type="text"/>
Business Address	<input type="text"/>	City	<input type="text"/>
State	<input type="text"/> Select State/Province <input type="button" value="v"/>	Zip	<input type="text"/>
Email address	<input type="text"/>	<input type="button" value="CONTINUE"/> <input type="button" value="→"/>	

AROUND THE NETWORK

EE Times Design Library

The EE Times' Design Library is a searchable index to the nearly 2,000 design, "how-to" and technical articles posted on community sites in the EE Times Network. This index is structured into four main categories — Analog, Communications, Design Automation and Embedded Systems Design — and 26 subcategories, making design articles easy to find by subject. [Click Here for the Design Library!](#)

2003 Emerging Markets

The creative spirit of designers, engineers and scientists continues unabated, despite a dour politico-economic climate, writes special features editor Nicolas Mokhoff, in his introduction to our annual Emerging Markets report. This year's report includes 18 articles, researched and written by our global EE Times Network making design articles staff — and 14 additional opinions. [Click here for more.](#)

Commsdesign Forum

Puzzled by a net processing design issue? Trying to choose the right switch fabric architecture? Talk it out with fellow engineers and former NPF CEO Colin Mick in the Talking Net Processing Discussion Forum, which is co-sponsored by CommsDesign.com and the Network Processing Forum. [To join the action visit here.](#)

Electronics Marketplace

• Free Technical Publications

Keep up with advancing technologies. Download the latest publications including topics on IC, FPGA, Functional Verification, Design-for-Test and PCB Design Solutions.

• Can Infrastructure IP lower your product cost?

Register for white paper on Infrastructure IP. Intellitech's TEST-IP family lowers product test costs and enables in-the-field re-configuration of FLASH, FPGAs and CPLDS. SystemBIST provides centralized FPGA configuration and embedded test.

• The Fastest Embedded Processor Ever - Xtensa V

Test drive Tensilica's Xtensa V processor, the fastest ever according to EEMBC Certification Labs.

• PCB123-the FREE PCB Solution, Design to Order

Remove engineering bottle-necks with our FREE and easy to use schematic and layout software. Quotes your boards as you design! Quick and easy solution for up to 4-layer circuit board designs.

[Buy a link NOW:](#)

[Home](#) | [Register](#) | [About](#) | [Feedback](#) | [Contact](#)

Copyright © 2003 CMP Media, LLC

[Terms and Conditions](#) | [Privacy Statement](#)

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore
RELEASE 1.0Welcome
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE](#) [Quick Links](#)[» Search Results](#)[Peer Review](#)

Welcome to IEEE Xplore

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Your search matched **17** of **945745** documents.A maximum of **17** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one in the text box.

Then click **Search Again**.

spice and verilog

Search Again

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

Results:Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 Sp2V: accelerating post-layout spice simulation using Verilog gate-level modeling***Salimi Zebardst, A.; Dara Rahmati, Z.; Hamdin Yaran, B.; Navabi, Z.;*

Electrical and Computer Engineering, 2001. Canadian Conference on , Volume: 1 , 13-16 May 2001

Page(s): 253 -257 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(364 KB\)\]](#) **IEEE CNF****2 Automatic functional model validation between SPICE and Verilog***Naum, M.C.; Inoue, Y.;*

Industry Applications Conference, 1995. Thirtieth IAS Annual Meeting, IAS '95., Conference Record of the 1995 IEEE , Volume: 2 , 8-12 Oct. 1995

Page(s): 1076 -1083 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(548 KB\)\]](#) **IEEE CNF****3 ST: PERL package for simulation and test environment***Kobayashi, K.; Onodera, H.;*

Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on , Volume: 5 , 6-9 May 2001

Page(s): 89 -92 vol. 5

[\[Abstract\]](#) [\[PDF Full-Text \(284 KB\)\]](#) **IEEE CNF**

4 Gate-level power and current simulation of CMOS integrated circuits

Boliolo, A.; Benini, L.; de Micheli, G.; Ricco, B.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on ,
Volume: 5 Issue: 4 , Dec. 1997

Page(s): 473 -488

[\[Abstract\]](#) [\[PDF Full-Text \(280 KB\)\]](#) **IEEE JNL**

5 Layout synthesis of combinational blocks from behavioral hardware descriptions

Wu, Q.; Ramirez-Chavez, S.R.;

ASIC Conference and Exhibit, 1992., Proceedings of Fifth Annual IEEE
International , 21-25 Sept. 1992

Page(s): 38 -41

[\[Abstract\]](#) [\[PDF Full-Text \(276 KB\)\]](#) **IEEE CNF**

6 A gate array chip for high frequency DSP applications

Enis Ungan, I.; Askar, M.;

Electrotechnical Conference, 1994. Proceedings., 7th Mediterranean ,
12-14 April 1994

Page(s): 549 -552 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(268 KB\)\]](#) **IEEE CNF**

7 CB-Power: a hierarchical cell-based power characterization and estimation environment for static CMOS circuits

Wen-Zen Shen; Jiing-Yuan Lin; Jyh-Ming Lu;

Design Automation Conference 1997. Proceedings of the ASP-DAC '97.
Asia and South Pacific , 28-31 Jan. 1997

Page(s): 189 -194

[\[Abstract\]](#) [\[PDF Full-Text \(524 KB\)\]](#) **IEEE CNF**

8 Novel pattern-based power estimation tool with accurate glitch modeling

Israsena, P.; Summerfield, S.;

Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The
2000 IEEE International Symposium on , Volume: 4 , 28-31 May 2000

Page(s): 721 -724 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(296 KB\)\]](#) **IEEE CNF**

9 High quality analog CMOS and mixed signal LSI design*Matsuzawa, A.;*

Quality Electronic Design, 2001 International Symposium on , 26-28

March 2001

Page(s): 97 -104

[\[Abstract\]](#) [\[PDF Full-Text \(649 KB\)\]](#) **IEEE CNF****10 PreFPIX2: core architecture and results***Hoff, J.R.; Mekkaoui, A.; Christian, D.C.; Zimmerman, S.; Cancelo, G.; Kasper, P.; Yarema, R.;*

Nuclear Science, IEEE Transactions on , Volume: 48 Issue: 3 , June 2001

Page(s): 485 -492

[\[Abstract\]](#) [\[PDF Full-Text \(100 KB\)\]](#) **IEEE JNL****11 Behavioural modelling of mixed-signal circuits using PWL waveforms***Long, D.I.;*

Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331), IEE Colloquium on , 19 Nov. 1997

Page(s): 2/1 -2/6

[\[Abstract\]](#) [\[PDF Full-Text \(456 KB\)\]](#) **IEE CNF****12 Guided-probe diagnosis of macro-cell-designed LSI circuits***Kuji, N.;*

Test Symposium, 1997. (ATS '97) Proceedings., Sixth Asian , 17-19 Nov. 1997

Page(s): 174 -179

[\[Abstract\]](#) [\[PDF Full-Text \(528 KB\)\]](#) **IEEE CNF****13 Verilog-A and Verilog-AMS provides a new dimension in modeling and simulation***Miller, I.; Cassagnes, T.;*

Devices, Circuits and Systems, 2000. Proceedings of the 2000 Third IEEE International Caracas Conference on , 15-17 March 2000

Page(s): C49/1 -C49/6

[\[Abstract\]](#) [\[PDF Full-Text \(356 KB\)\]](#) **IEEE CNF****14 Experience of behavioural modelling in the mixed-signal ASIC design process-a case study**

Wilson, P.R.; Chapman, P.; Ross, J.N.; Brown, A.D.;
Behavioral Modeling and Simulation, 2001. BMAS 2001. Proceedings
of the Fifth IEEE International Workshop on , 10-12 Oct. 2001
Page(s): 26 -31

[\[Abstract\]](#) [\[PDF Full-Text \(529 KB\)\]](#) **IEEE CNF**

**15 Distributed event-driven simulation of VHDL-SPICE
mixed-signal circuits**

Lungeanu, D.; Shi, C.J.R.;
Computer Design, 2001. ICCD 2001. Proceedings. 2001 International
Conference on , 23-26 Sept. 2001
Page(s): 302 -307

[\[Abstract\]](#) [\[PDF Full-Text \(544 KB\)\]](#) **IEEE CNF**

[1](#) [2](#) [\[Next\]](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)


[Advanced Search](#) [Preferences](#) [Language Tools](#) [Search Tips](#)

v2lvs

Google Search

[Web](#) [Images](#) [Groups](#) [Directory](#) [News](#)

Searched the web for v2lvs

Results 1 - 5 of about 10. Search took 0.06 seconds.

Tip: In most browsers you can just hit the return key instead of clicking on the search button.

[\[PDF\]Low-Power Low-Voltage Standard Cell Libraries with a Limited ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... with Mach TA. Page 7. 9.4. 7 JM.Masgonty et al. This was performed using Calibre's v2lvs tool. Furthermore, a Modelsim simulation ...
 patmos2001.eivd.ch/program/Repro%5CART_9_4.pdf - [Similar pages](#)

[\[PS\]research.microsoft.com/research/theory/naor/homepage%20files/Ramsey.ps](#)

File Format: Adobe PostScript - [View as Text](#)

... there exists a subtree of T , T_0 , which is h periodically sparse and:
 $X_{v2lvs}(T_0) \cdot w(v) \cdot h\Gamma_{1,h} \cdot 0 @ \cdot X_{v2lvs}(T) \cdot w(v) \cdot 1 A \cdot h\Gamma_{1,h} : \dots$
 Similar pages

[\[PDF\]Gate-Array and ASIC Standard Cell Libraries](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... which can be used with Mach TA. This was performed using Calibre's v2lvs tool. Furthermore, a Modelsim simulation of the source ...
 www.microswiss.ch/tld/2001/papers/library.pdf - [Similar pages](#)

[Gnucash!](#)

... 1Z<G9Q[]7LGQQ_?P#MYR^(FL\$9.GYSTCX_-T[V[LX
 M.2N^WH,O?;-_!U94Q)JEELJL0;W72CS%5FKE\$^9BT4IWOW'85-LN3Z7M.BR
 M)14Z5FXNR=#E&:LV9<GD\$D)^*I5:YC3P;/\$\YG6:V2LV\$>L6\?V>W6 ...

[www.gnucash.org/gnucash-patches/](#) October-1999/msg00009.php3 - 90k - [Cached](#) - [Similar pages](#)

[jagaroth.fateback.com/scorp/1.txt](#)

The summary for this Chinese (Traditional) page contains characters that cannot be correctly displayed in this language/character set.

68k - [Cached](#) - [Similar pages](#)

In order to show you the most relevant results, we have omitted some entries very similar to the 5 already displayed.

If you like, you can repeat the search with the omitted results included.

v2lvs

Google Search

[Search within results](#)Dissatisfied with your search results? [Help us improve.](#)
[Google Home](#) - [Advertise with Us](#) - [Business Solutions](#) - [Services & Tools](#) - [Jobs](#) - [Press](#) - [Help](#)